




Pentium II, III Branch Target Buffer




Athlon BTAC Integrated into Instruction Cache




Processor Pipeline Stages





Instruction Cache


FIG. 6




Branch Direction Prediction Information target address (TA) 714 (BDPI) 712 SELECT WRAP 708 **RET** 706 CALL 704 T/NT 722 speculative branch information (SBI) 454 LE 8 BEG 446 VALID 702

BTAC Entry


602



Speculative Branching Operation



Target Address Selection Example



<u>Detection and Correction of</u> Speculative Branch Misprediction

FIG. 11

Previous Code Sequence:

0x00000010

JMP

0x00001234

Current Code Sequence:

0x00000010

ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

0x00001234

SUB

0x00001236

INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	Х	SUB	INC	Χ	ADD
B-stage		ADD	Х	X	SUB	Х	X
U-stage			ADD	X	X	Χ	X
V-stage				ADD	X	Х	X
F-stage					ADD	Х	X

Cycle 1 = BTAC and I-cache access cycle


Cycle 4 = speculative branch cycle

Cycle 5 = speculative branch error detection cycle


Cycle 6 = BTAC invalidate cycle

Cycle 7 = speculative branch error correction cycle


1100




Hybrid Speculative Branch Direction Predictor




Dual CALL/RET Stack Operation



Selective Override of BTAC Prediction Operation



BTAC A/B Replacement Apparatus








FIG. 18



BTAC A/B Replacement Apparatus (Alt. Embodiment)



BTAC A/B/C Replacement Apparatus